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Measurements of diode dynamic conductance and dynamic capacitance for frequencies up to
10×τ−1p,n, and voltage amplitude level up tp 100 mV was carried out with a precision impedancemeter.
The results were compared with the theoretical expressions obtained with the spectral approach to
the charge carrier transport in p−n-junctions. This experimental confirmation is of practical interest,
as one can use the theory to extract device parameters, such as: relaxation time τp,n, and junction
injection coefficient. These experiments were carried to test the extension of the conventional p−n-
junction theory.
I. INTRODUCTION
Discrete p−n-junction diodes are fabricated with different techniques, namely: grown junction, alloy type or fused
junction, diffused junction, epitaxial grown or planar diffused, and point contact [1]. The diode electrical behavior
was explained by W. Shockley [2]. His theory became the standard to describe the charge carrier transport in the
p−n-junction diode. However, it was limited to small signals and low frequencies. This classical theory failed to
explain the behavior of the p−n-junction diode when submitted to large signals at high frequencies. In his book, S. M.
Sze [3] gives an extension of Shockley’s theory for high-frequencies, but only for small signals. For large signals and
low frequencies, it is well known that the current can be expressed as a Fourier series with coefficients proportional
to Bessel functions, as shown by R. A. Schaefer [4, 5].
A theory for the p−n-junction diode under large signals at high frequencies was missing. In a series of papers
A. A. Barybin and E. J. P. Santos have presented the unified theory of carrier transport in p−n-junction under large
signals and high frequencies. For the non-uniform junction case, to obtain the analytical expressions, the transverse
averaging technique was employed to reduce the three-dimensional charge carrier transport equations into the quasi-
one-dimensional ones [6–9]. Table I is a summary of the many theories.
TABLE I: PN theories.
Small signal Large signal
Low frequency W. Schokley R. A. Schaefer
High frequency S. M. Sze A. A. Barybin &
E. J. P. Santos
The quasi-one-dimensional approximation is actually a good approximation for discrete diodes, as for all common
discrete p−n-junction diode fabrication techniques, an approximate axial symmetry can be assumed. As a result of
this approximation, useful analytic expressions are obtained for the dynamic conductance, and dynamic (diffusion)
capacitance as a function of the signal amplitude, frequency, and the cross section non-uniformity.
The purpose of this paper is to measure the dynamic conductance Gd and the dynamic (diffusion) capacitance Cd
of real devices, and use the theoretical expression, with appropriate constants, to fit the experimental data to validate
the theory.
The paper is divided into five sections, this introduction is the first. Next, the basic expressions from the theory
are presented. Thirdly, the measurements. Then, discussion, and finally the conclusions.
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FIG. 1: Discrete p−n-junction diode can be fabricated with different techniques, such as: grown junction, alloy type or fused
junction, diffused junction, epitaxial grown or planar diffused, and point contact. For all such techniques, an approximate axial
symmetry can be assumed.
II. THEORY REVISITED
The p−n-junction diode is formed by doping a semiconductor material to create a p-type region next to a n-type
region as shown in Figure 1. For most applications, a diode is used under a time-varying signal, which is frequently
of the form V∼ cos(ωt).
To estimate p−n-junction diode behavior when operating under such signals, it is necessary to calculate the
admittance, Yd = Gd + jωCd, in which the dynamic conductance Gd and the dynamic (diffusion) capacitance Cd are
defined as customary [3]. It has been demonstrated that for the uniform cross-section diode, a unified theory for large





























These expressions take into account the signal amplitude influence owing to the factor I1(βV∼)/(βV∼/2). The
frequency dependence is included in the ωτp term.
At low-frequency values (ωτp ≪ 1), the dynamic conductance, Gd, and the dynamic diffusion capacitance, Cd,










These expressions have been generalized for the non-uniform cross-section case [9]. In this generalized case, new
functions FαG(ω) and F
α













in which, the frequency-dependent factors are as follows.
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in which, the cross section S(z) = S0 exp(2αz), α is the parameter which affects the cross section change, Lp =
√
Dpτp
is the diffusion length.























Measurements were carried out with the Agilent 4294A precision impedancemeter. Diode conductance and capaci-
tance are measured from 100 Hz up to 100 kHz, and voltage amplitude at 10 mV, 20 mV, 50 mV, and 100 mV levels.
The high frequency is selected such as it is much higher than τ−1p,n. The system calibration plane is located where the
cable connects the diode mounting board. Hence, there is no cable capacitance to be taken into consideration, only
the mounting board parasitic capacitance.
Data is collected by a computer over a GPIB connection. To test the parameter extraction procedure, measurements
were carried out on 1N4148 diodes. Curve fitting is carried out with MATLAB. The experimental setup is presented
in Figure 2.
IV. DISCUSSION
After collecting the conductance and the capacitance for 1N4148 junction diodes, one can proceed to extract the
diode parameters. The first fitting was performed in MATLAB considering the uniform cross-section theory. The
result is presented in Figure 3.
For this fit, Eq. 1 and Eq. 2 are used. A good fit is obtained, but the relaxation time changes with the applied
voltage, as can be seen in Table II. For these measurements βn = 31.1864. Assuming κT/q = 25.85mV , (β = 38.64),































FIG. 3: Measured dynamic conductance as a function of frequency and voltage level. To achieve the fitting, a different relaxation
is obtained for each curve.
TABLE II: Voltage dependent relaxation time for the 1N4148.










To get a good fit for the capacitance curves, one has to subtract the parasitic capacitance, which for the constructed
experimental setup is Cparasitic = 0.65pF . This parasitic capacitance is related to the mounting structure in the
printed circuit board, and not related to the cable, as the calibration plane includes the cable. The value of the
parasitic capacitance is extracted by comparing data and theory.
As the relaxation time should not change with voltage level, an average value of the extracted relaxation times was
calculated and use to fit the data. It is observed that the curve fitting gets worse, as presented in Figure 4. For the
dynamic capacitance, the result is also presented in Figure 4.
This voltage dependent relaxation time may indicate that for the 1N4148, the uniform junction theory is not
adequate. The next step was to fit the data by applying the nonuniform junction theory. Example of non-idealities
are non-uniform junction doping or cross-section area variation, affecting the field distribution inside the device [9].
Considering the extended version of the theory, new plots were prepared, with the parameters presented in Table III.
The same value for the parasitic capacitance, Cparasitic = 0.65 pF , was subtracted. The resulting curve fitting is
presented in Figure 5, which display a much better fit, as compared to Figure 4.
TABLE III: Variable cross-section parameters for the 1N4148, with constant relaxation time.
Parameter Value
Carrier lifetime (τp) 1.93× 10
−5 s
Diffusion length (Lp) 1.5× 10
−6 m
Depletion layer interface (Wn) 1× 10
−6 m

























































FIG. 4: Top: Dynamic conductance fitting using an average relaxation time. Bottom: Dynamic capacitance fitting using an
average relaxation time.
V. CONCLUSION
For the first time, measurements of diode conductance and capacitance are presented to test the spectral approach
theory to the charge carrier transport in p−n-junctions. The experimental results are nicely explained by the extended
p−n-junction theory. From the measurement results performed on 1N4148 diodes, a voltage dependent relaxation times
are extracted, if the uniform junction theory is used to fit the data. However, after applying the non-uniform junction
theory, a better fit is achieved with constant relaxation times. The experimental results suggest that the 1N4148
diode has a non-uniform junction, which is not surprising. Hence, the theory can be applied for diode parameter
extraction.
The measurements were carried out for frequencies up to 100 kHz, and voltage amplitude level up to 100 mV, with
a precision impedancemeter Agilent 4294A. Further evaluation is in progress to extract better values for the various






















































FIG. 5: Top: Dynamic conductance fitting using the variable cross-section theory. Bottom: Dynamic capacitance fitting.
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